Today, there is an increasing need for fault tolerance capabilities in integrated circuits used in critical applications such as aircraft control. The classical way to achieve fault tolerance in a logic block is to triplicate it and to implement a majority voting block on the outputs (Triple Modular Redundancy, or TMR). The Single Independent Decoder (SID) architecture was defined in order to achieve with a lower hardware overhead the tolerance of faults in the circuit control part (the Finite State Machine), and more precisely in the sequencing logic (next-state logic and state register). A dedicated synthesis tool (ASYL-SdF) has been developed and the results obtained on a large set of examples in terms of silicon area and dependability evaluation have shown its efficiency, especially compared with the TMR implementation of the sequencing logic (TMR Seq).
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SID architecture
The SID architecture is based on the concept presented by Armstrong [l] . This concept basically consists in using m error correcting code when choosing the set of binary values to be assigned to the FSM states.
To achieve single fault tolerance in the state register, a SEC code (Single Error Correcting code) with a minimum Hamming distance equal to 3 must be used. Several specitic state assignment procedures have been defined.
Here, we consider a specific state assignment performed in two steps: a classical, optimized, distance one state assignment, followed by the Hamming check bit generation. Such an encoding optimizes the functions which compute the information bits of the next-state code (not the check bits), the output logic and the decoder logic.
Then, to guarantee also the tolerance of a fault in the next-state logic, the implementation avoids any gate shared among next-state functions. Finally, the fault tolerance is achieved by an independent logic block connected on the outputs of the state register (Figure l) , so that an erroneous state code is corrected before it is used to compute the next state and output functions. This block is carefully optimized according to the Hamming code properties. 
Implementation results r22
About one hundred FSMs have been implemented with ASYL-SdF. For 93.4% of them, the SID architecture leads to lower area penalties (after placement and routing)
than the TMR approach. The average gain is 16.3% with gains up to 38.65%. From the reliability point of view, the Mission Time (for a reliability equal to 0.8), and the Mean Time to First Failure have been computed for a representative subset of the examples. In the worst case hypothesis (no fault tolerated in the decoder block), MT (resp. MTFF) is better with the SID implementation for 62.5% (resp. 75%) of the examples. Moreover, even when the SID implementation does not give the best MT, it often leads to a very good trade-off between area and dependability ( Table 1) .
